InAlAs/InGaAs high electron mobility transistors (HEMTs) have been a great contribution to the research and development of high-speed integrated circuits, owing to their high electron mobilities, high saturation velocities, and high sheet electron densities. In integrated circuits using a HEMT as active device, the gate recess process has considerable influence on the yield and uniformity. The wet recess of a 0.1 mm gate footprint has difficulty achieving a high yield greater than 98% due to a nonuniform reaction between the etchant and the semiconductor. A uniform initial reaction between the InGaAs cap layer and the wet etchant mainly determines the yield and uniformity. In this paper, we present an ultrasonically assisted recess method of promoting a uniform initial reaction in the recess process. This method enables us to achieve a high yield and a high uniformity in integrated circuits.
Introduction
InP-based InAlAs/InGaAs high electron mobility transistors (HEMTs) have been a great contribution to the research and development of high-speed integrated circuits, owing to their high electron mobilities, high saturation velocities, and high sheet electron densities. 1, 2) These characteristics are suitable for their application in high-speed integrated circuits. In integrated circuits using a HEMT as active device, the gate recess process has considerable influence on the yield and uniformity. The wet recess of the 0.1 mm gate footprint has a difficulty achieving a high yield greater than 98% due to the nonuniform reaction between the etchant and the semiconductor. A uniform initial reaction between the InGaAs cap layer and the wet etchant mainly determines the yield and uniformity.
In this paper, we present an ultrasonically assisted recess method of promoting uniform initial reaction in the recess process. This method enables us to achieve a high yield and a high uniformity in integrated circuits. The HEMTs fabricated by the ultrasonically assisted recess method are compared with those fabricated using a conventional process in their yield and uniformity.
Epitaxial Structure and Process
This work deals with In 0:65 GaAs/In 0:52 AlAs pseudomorphic HEMT grown by molecular beam epitaxy (MBE) on an InP substrate, yielding a mobility of 10,500 cm 2 /(V s) and a sheet carrier density of 3:3 Â 10 12 /cm 2 at 300 K. The epitaxial structure is shown in Fig. 1 .
Devices were mesa-isolated with a phosphoric etchant. The ohmic patterns were printed by photolithography, during which the alignment marks for the subsequent electron-beam lithography were also formed. To get a lower ohmic contact resistance, we adopted a multicap layer with a high doping concentration of 2 Â 10 19 cm À3 and a total thickness of 720 Å .
3) Ni/Ge/Au ohmic contacts were deposited and alloyed by rapid thermal annealing at 320 C for 30 s. The ohmic contact resistance was as small as 0.015 mm. The sheet resistance was 25 /Ã.
In this work, the devices have a double recess structure with a double etch stopper. Two InP layers were inserted as etch stop layers for a high yield and a high uniformity in ICs. The wide recess was realized by time-controlled wet etching using citric acid solution. Vertical etching is limited to the target depth of 500 Å by the first InP etch stop layer (20 Å ) between caps. The etch stopper was removed by HCl solution (HCl : phosphoric acid : H 2 O ¼ 1 : 1 : 1). Using remote plasma enhanced chemical vapor deposition (PECVD), we deposited a 300 Å Si 3 N 4 film as passivation layer and also as T-gate supporting layer.
Gate Engineering by Ultrasonically Assisted Recess Method
The 0.1 mm T-gates were defined by electron beam lithography (30 keV EBMF 10.5) using a ZEP (manufactured by Nippon Zeon)/PMGI (manufactured by MicroChem.)/ZEP trilayer. The thicknesses of the ZEP (bottom)/ PMGI/ZEP (top) trilayer are 1500 Å /6000 Å /2500 Å , respectively. The top ZEP layer was developed in methyl ethyl ketone (MEK):methyl isobuthyl ketone (MIBK). The middle PMGI layer was developed in AZ300. Finally, the bottom ZEP layer was developed using MIBK:IPA in ultrasonic bath. Unlike the poly(methyl methacrylate) (PMMA) resist, the ZEP resist has some unwanted residue on the 0.1 mm gate footprint after conventional dip development. This residue has a strong influence on the performance and yield of the device. To remove the residue, we used ultrasonically assisted development. This method was carried out in a glass beaker suspended in a water-filled ultrasonic bath operated at 130 kHz. After the definition of the T-gates, the Si 3 N 4 layer below the ZEP/PMGI/ZEP trilayer was reactive-ionetched (RIE) in SF 6 /Ar gas. The second InP layer (40 Å ) acts as a narrow recess etch stopper between the cap and the barrier. A selective etchant (solution of citric acid and hydroperoxide = 7 : 1) was used for recess condition optimization with ultrasonic. Without ultrasonic, citric acid etches away the In 0:53 GaAs layer at a 1400 Å /min etch rate and has a high selectivity on InGaAs/ InP. Figure 2 shows plots of InGaAs layer etch depth for citric acid with ultrasonic under various conditions. The etch rate of the citric acid in the InGaAs layer is markedly increased with ultrasonic because of the promoted reaction between the etchant and cap layer.
To view the etching profiles of the In 0:53 GaAs layer under various conditions with ultrasonic, a thick In 0:53 GaAs layer on the InP substrate was etched using citric acid within an ultrasonic bath. The etching was conducted through a 0.1 mm opening defined by ZEP (1500 Å ) and Si 3 N 4 (300 Å ) on the In 0:53 GaAs layer. The experimental result is shown in Fig. 3 . When the power and frequency of the ultrasonic bath decreased, the etch direction of the InGaAs layer changed from vertical to horizontal. Under a hypothesis that verticaldirection etch more attacks the InP etch stop layer than horizontal direction etch, devices were fabricated under the conditions of 5 s in Fig. 2 . The final length of the side etch was controlled to 100 nm for all the samples with additional nonultrasonically assisted recess. Figure 4 shows that the maximum saturation current of fabricated devices has a tendency to decrease with increasing frequency and power of an ultrasonic bath. This tendency proves that the verticaldirection etch more attacks the InP etch stop layer than the horizontal direction etch. We adopted the first condition of 5 s in Fig. 2 the final length of the side recess was 100 nm, which was the optimum condition between transconductance and breakdown characteristics. A scanning electron microscope (SEM) image of the 0.1 mm gate foot after the narrow recess is shown in Fig. 5 . After the narrow recess, the InP layer on the InAlAs barrier was RIE in Ar gas to reduce channel-togate distance and effective gate length. Finally, gate metal is evaporated with a Ti/Pt/Au metal system using an E-beam evaporator.
Results
The integrated circuits using 0.1-mm InGaAs/InAlAs HEMTs were fabricated under ultrasonically assisted recess conditions. The integrated circuits were implemented on a wafer, with pieced to dimensions of 2:5 Â 2:5 cm 2 . HEMTs in the integrated circuits were measured on the wafer of their DC and RF performance. The DC and RF characteristics are shown in Fig. 6 . The fabricated devices have a good DC and a good microwave performance, transconductance of 1.2 S/ mm, a maximum saturation current of 800 mA/mm, and a cutoff frequency f T of 250 GHz. The unit current gain frequency f T of 250 GHz (V ds ¼ 0:8 V, V gs ¼ À0:2 V) was extrapolated from the H 21 . The yield of measured HEMTs in the Integrated Circuits was 80% without ultrasonic. The yield was defined as the number of good pinched off devices over the number of total test devices in the Integrated Circuits. A total variation less than 1.0% thickness over the entire 4 in. wafer was measured with a combination of the PN4300 electrochemical CV Profiler Bede and a D3 X-ray diffractometer. Thus, the uniformity of the epitaxial layer thickness was not considered. Using the optimized recess condition with ultrasonic, an HEMT yield of 99% was achieved. Figure 7 shows the threshold voltage dispersion of measured HEMTs. The standard deviation of V th was improved from 56.44 to 20.18 mV with a high uniformity.
Conclusions
In this paper, an ultrasonically assisted recess method was introduced for HEMT yield improvement in integrated circuits. Through the optimization of etch conditions, HEMT yield was improved by 19% and the standard deviation of threshold voltage in HEMTs decreased to 36% in comparison with those for the nonultrasonically recess process. The fabricated devices show good DC and microwave performances, transconductance of 1.2 S/mm, a maximum saturated drain current of 800 mA/mm, and a cutoff frequency f T of 250 GHz. 
